Abstract-Integrated circuits (ICs) must be robust to manufacturing variations. Circuit simulation at a set of worst case corners is a computationally efficient method for verifying the robustness of a design. This paper presents a new statistical methodology to determine the worst case corners for a set of circuit performances. The proposed methodology first estimates response surfaces for circuit performances as quadratic functions of the process parameters with known statistical distributions. These response surfaces are then used to extract the worst case corners in the process parameter space as the points where the circuit performances are at their minimum/maximum values corresponding to a specified tolerance level. Corners in the process parameter space close to each other are clustered to reduce their number, which reduces the number of simulations required for design verification. The novel concept of a relaxation coefficient to ensure that the corners capture the minimum/maximum values of all the circuit performances at the desired tolerance level is also introduced. The corners are realistic since they are derived from the multivariate statistical distribution of the process parameters at the desired tolerance level. The methodology is demonstrated with examples showing extraction of corners from digital standard cells and also the corners for analog/radio frequency (RF) blocks found in typical communication ICs.
I. INTRODUCTION
Random fluctuations in manufacturing process parameters and environmental operating conditions cause circuit performances to vary around their nominal values. Integrated circuits (ICs) have to be insensitive to such fluctuations to avoid parametric yield loss. One method of verifying robustness of a circuit design to process variations is to perform Monte Carlo (MC) simulations using statistical device models and analyzing the distribution of circuit performances. Statistical device models represent the device performances as functions of a set of statistically independent process parameters, calibrated to reflect the process variations. This allows the distribution of performances to be estimated by MC simulation. However, MC simulations are computationally expensive, especially for large circuits and performances requiring large simulation times. A common method of reducing the computational requirements of MC simulations is to perform design verification at a set of corners, which are expected to represent the conditions that result in worst case performances. For example, typically, metal-oxide semiconductor (MOS) transistors are grouped as fast and slow devices, and simulation program with integrated circuit emphasis (SPICE) model parameters like TOX, NCH, VTHO, XW, XL, etc., are modified to simulate the different corners [e.g., a slow-fast (SF) corner can be defined as slow NMOS and fast PMOS devices]. Statistical models use a similar set of device model parameters as functions of random variables using standard normal density functions, taking into account the correlations between parameters like NCH and VTH0, TOX for the N-and P-channel devices, etc. Many statistical modeling and simulation techniques have been proposed in the past to extract worst case corners [1] - [10] . Dharchoudhury and Kang [2] formulated worst case extraction as a nonlinear programming problem where the objective is to maximize the joint probability density of the process parameters. In [10] , the worst case vector of the process parameters is chosen such that it results in the worst performances and minimizes the probabilistic distance from the nominal process parameter vector. These approaches do not make use of the fact that the worst case for many circuit performances may be caused by similar values of process parameters, further aggravating the pessimism of traditional worst case simulations. This issue is addressed in [1] , [6] , and [8] , where circuit primitives are grouped according to their correlation by different techniques. Nardi et al. [1] and Dal Fabbro et al. [6] propose the use of performance correlation estimated from MC simulations of cell library timing performance to identify clusters of percentile points corresponding to a predefined probability value. Maximum-likelihood estimation is applied in the process parameter space in order to identify a unique SPICE model for the representative point in every cluster. However, this methodology assumes normal distribution for every circuit performance and cannot identify the performance corners with a non-Gaussian distribution.
This paper discusses a novel approach to extract the worst case corner models to capture minimum/maximum values for the performances of a selected set of circuits. These circuits are chosen to be representative of a desired class of circuit designs. This approach makes use of statistical device models to capture the variations in the manufacturing process. Such models are extracted from manufacturing data and use statistical techniques to vary key SPICE parameters to preserve the correlation of various devices. The device model parameters, with a known joint probability density function (usually standard normal), are mapped to the circuit performance space to estimate the bounds of the performance at a given tolerance level. These bounds are the worst case performance corners, and the settings of the statistical process parameters that realize the minimum/maximum circuit performance values are the worst case corners in the process space.
The distinguishing features of the proposed methodology are as follows:
1) a novel approach to map the statistical process parameter space to the circuit performance space to estimate the minimum and maximum values of the circuit performances; 2) a new algorithm for estimating the settings of the statistical device model parameters (also called the process parameters) that result in the desired performance values; 3) introduction of the concept of a relaxation coefficient to ensure better accuracy in capturing minimum/maximum values of multiple circuit performances in a multidimensional process parameter space.
The rest of the paper is organized as follows. Section II describes the proposed methodology and its mathematical foundations. Section III illustrates the application of this methodology to two classes of circuits: digital standard cells and analog circuits blocks found in typical communication ICs. Section IV discusses the assumptions and implementation details. 
II. DERIVATION OF THE CORNERS
The key steps of the proposed methodology are: 1) estimating second-order (quadratic) response surface methodology (RSM) models of the circuit performances in terms of a suitable set of process parameters; 2) using the RSM models [11] to estimate the process parameter values that result in the performance values at the desired tolerance level; and 3) clustering the parameters to minimize the number of corners, while ensuring that they achieve the desired performance tolerances for each of the circuit performances. The overall flow for developing the worst case corners are shown in Fig. 1 . The procedure takes as inputs a set of statistical device models and circuit performances of interest. A level 2 (Res III) DOE is used to screen out the process parameters that do not have much influence on any of the performances of interest. This step reduces the number of parameters to be used in generating the performance RSM models. The performance RSMs and the desired tolerance level is used to determine the minimum/maximum values of the performances, which are then mapped on to the process parameter space as the reflections of the extreme performance values. The points in the process space that are close by are clustered together and represented by a single point. The representative points are magnified by a factor close to unity to preserve the performance bounds, giving a set of worst case corners specific to the circuit performances of interest. The next subsections describe each of these steps in more details.
In the examples in Section III, the worst case corners are verified by comparing the simulation results at these corners with those obtained from MC experiments using the statistical models directly.
A. Response Surface Methodology Models
RSM is used to estimate polynomial macro models of circuit performances as a function of process parameters over a limited range. The polynomial macro models provide a computationally efficient replacement for time-consuming circuit simulation over the range of interest. An RSM model is estimated by performing circuit simulations over a carefully selected set of points that allow accurate estimation of the parameters of the polynomial model. A design of experiment (DOE) determines the set of points selected for the simulation. Next, a polynomial model of the performance that fits the result of a set of experiment is estimated using regression techniques. A linear performance model with respect to process parameters with a multivariate normal density function results in a Gaussian distribution of the performance. Statistical simulations show that this may not be the case for practical circuits. Typically, quadratic RSM models are sufficient to capture the changes in the performances for many circuits of interest. This is illustrated in Section III, where MC results using circuit simulations and RSM models yield very similar performance density functions. Such an RSM can be written as
for m performances, where for the kth performance, a k is a constant term, b k and B k are matrices of appropriate dimensions, x the vector of n independent and identically distributed process parameters with a standard normal joint probability density function given by N (0, I).
The choice of the DOE is a critical task in RSM; it determines the number of simulations and the maximum accuracy that can be obtained. In order to efficiently estimate the quadratic models, reduced order factorials [14] have been proposed, among them central composite design (CCD) is the most common.
In the proposed methodology, quadratic RSM models are estimated for each of the k circuit performances by performing linear regression on results of circuit simulations performed on points of a CCD. In situations where statistical device models require a large number of statistically independent process parameters, the time required to simulate all points of a CCD can be prohibitive. For these situations, the following screening approach is recommended: 1) Build a linear RSM model with respect to all the process parameters. 2) Screen out the parameters that have small sensitivity to all the performances. 3) Construct a CCD DOE with respect to the remaining process parameters.
For the rest of the paper, it is assumed that any screening experiment (if required) has already been performed, and that x is the vector of process parameters required to approximate the statistics of the circuit performances. In the following subsections, a methodology of finding a small set of points in the process parameter (x) space will be developed to represent the minimum and maximum values of all the m circuit performances.
B. Performances Limits
This section describes a method for finding the minimum and maximum values of the performance y k at the user-specified tolerance. The tolerance is defined as the probability of getting a performance value larger than the maximum value obtained by the corners and less than the minimum value obtained by the corners. A common method of specifying the tolerance is in terms of the number of equivalent standard deviations (σ) of a standard normal distribution. Let this level be z. From the properties of multidimensional normal density function, the joint probability density function of the process parameters will yield a standard normal distribution when integrated along any straight line in this space. Assuming y(x) is monotonic in this range, the minimum and the maximum values of the performance will be mapped in the process parameter space such that the settings of the process parameters that give the desired tolerance of zσ will lie on the hypersphere with a radius of z in the process parameter space. Fig. 2 shows a mapping from a three-dimensional (3-D) process (x) space to a two-dimensional (2-D) circuit performance (y) space. In the x space, the concentric spheres represent equal probability space for a standard normal distribution. With a known RSM model for the performances, there exists a mapping of a sphere in the x space (of an arbitrarily chosen radius z) into the y space. The goal is to find the minimum and maximum values of the performances (y 2,max is shown in the figure) and their corresponding mapping to the x space (shown as the point P in Fig. 1 ). If the joint probability density function in the x space along the line connecting the origin and the point P is integrated, a standard normal density function in one dimension along that line is derived. Thus, the point P corresponds to the sigma level of z, the chosen statistical tolerance to find the bounds of the performances.
For the worst case corners, both the minimum and the maximum of the performance values need to be found. This is performed by searching for the minimum and the maximum values of the mapping function [the RSM model for the performance as in (1)] subject to the constraints that the solution is a vector in the Euclidean process parameter space with a length of z. Mathematically, the problem can be formulated as
Using the principles of Lagrange multipliers to solve the above problem, the characteristic equation for the kth performance y k can be written as
Differentiating the above equation with respect to x and λ and setting the derivatives to 0, the following equations are derived
From the first set of n equations in (4)
Putting the above value of x in (5)
The above equation can be written as
The proposed approach optimizes for λ in (8) and substitutes its value in (6) to find x. For a linear model, all entries of the matrix B k in (1) and (8) are 0. In this (linear) case, the effect of λ is to scale the gradient vector b k such that x has the length of z, the desired σ level. However, for a quadratic model, (8) does not have a closed-form solution for λ. In order to solve for λ, an objective function is formed, given as
We search for the roots of (9) to solve for λ. This reduces the optimization problem in an n-dimensional space to a root-finding problem in one dimension. Fig. 3 demonstrates the shape of the above function for different circuit performances. From the above figure, the roots of the function give the required values of λ. A line search algorithm over a bracketed pair of values gives the values of λ. The figure shows a discontinuity in the function ϕ(λ), which is a reason for not using a gradient-based approach. For B k = 0 in (8), the values of λ can be computed directly as
The effect of B k can be thought to be disturbing the symmetry of λ 1 and λ 2 , and in general, the two roots of the equation are different in magnitude. One implementation of the search for the roots is to formulate the problem as a solution of the equation
with g k = s k = 1. The use of the normalizing constants g k and s k in the implementation will be discussed in the next subsection. Eq. (11) is solved iteratively using bisection search [12] over two ranges of λ to find the positive and the negative roots. Once the roots are found, the corresponding x. points for the minimum and maximum values of the performance are computed as
The x vectors in (12) give the minimum and maximum values for the kth performance such that the tip of x lies on the hypersphere of radius z in the process parameter space.
C. Clustering the Corners
The above procedure creates 2m corners for the m circuit performances of interest. If the sensitivity of different performances to process parameters is similar, the corresponding corners are expected to be close to each other in the performance space. For example, in Fig. 1 , the performances y 1,min and y 2,max are close to each other in the performance space, and assuming continuity, their mapping in the process (x) space will also be close. The objective is to combine all such corners into groups or clusters and to find a representative point for the group.
The clustering methodology employed in the present approach is similar to the standard compact clustering [13] , the difference is in the metric used to define the distance between two clusters of points in the n-dimensional process space. A few different clustering techniques have been investigated, and they produce very similar results for the test cases reported in this paper. Compact clustering is based on defining the distance between the two clusters i and j as the maximum distance between the member points of these two clusters. This distance is defined as the normalized difference between the circuit performance values that are mappings of the member points of the cluster (in the process parameter space). The clustering problem solved is given as
where n i is the number of points in cluster i. The performance-specific scaling by (y k,max − y k,min ) is done to normalize the performances of different units, whose numerical values might differ by orders of magnitude. With the above definitions, the clustering algorithm can be summarized as: 1) Build 2m clusters for the m performances (minimum/maximum).
2) While there are at least two clusters: a) evaluate the scaled distance between each pair of clusters; b) combine the nearest pair of clusters into a single one; c) evaluate the α levels (see below) for each of the resulting set of clusters. For each set of clusters, a value of α will be derived (defined and explained in the next subsections). This parameter is also used as the stopping criterion for the clustering process. The representative point for each cluster (x cluster ) is determined next by solving an optimization problem, and these representative points are then magnified by a unique relaxation coefficient (α) for each of the clusters. These two steps are outlined in the next two subsections.
D. Representation of the Clusters
In this section and the next, a single point in the process parameter (x) space is found to represent all the points in the individual clusters. This is done in the following two stages:
1) The problem is formulated as a constrained optimization problem to select a vector in the x space that lies on the hypersphere of radius z. 2) The resulting vector is magnified by a relaxation coefficient (α) to accommodate for the errors introduced in the representation of the cluster as a single point. As before, the constrained optimization part is designed such that the resulting representative point x cluster lies on the same hypersphere, that is, the one with a radius of z. The objective function for optimization is defined as
where s k = y k,max − y k,min is the scaling coefficient for each performance, and the coefficient m k is defined as 1 if y k,stat is y min , and −1 otherwise (y k,stat is y k,max ). This formulation is used to ensure that the function y k (x) − y k,stat always remains positive as x changes. The scaling by s k is done in this manner (as opposed to the division by the nominal or mean performance value) to ensure that a division by 0 does not occur when a performance is selected whose nominal or mean value is 0 (e.g., the offset voltage of an amplifier). It serves two purposes: First, it normalizes the different performances whose numerical values may differ by orders of magnitude. Second, it scales the objective function if the minimum to maximum range is too high or too low for some performances compared to others. Thus, the approach can be thought of as a weighted and balanced averaging, with the constraint being that the solution has to lie on the hypersphere of radius z. As before, this problem is also solved as a one-dimensional (1-D) optimization problem using the Lagrange multipliers. The coefficients m k and s k can now be used in the same implementation described in the last subsection. The optimization problem is given as
To solve for x, a Lagrange multiplier is used in solving (3). The characteristic function is given as
Differentiating (17) with respect to x and λ, setting the derivatives to 0, and after rearranging the terms, x can be expressed as
where C is the set of points in the cluster; the matrix C k and the vector c k are evaluated for every cluster. Putting this expression of x in (5) as before, λ is solved in
Equation (19) is solved using line search, and the solution for λ is used in (18) to find the optimal value of x. Equation (19) is quadratic in λ, and consequently, two solutions came up: one that is the scaled average of the points in the cluster, and the other representing a point close to the diametrical opposite end of the hypersphere of radius z. The objective function is evaluated at the two roots, and the solution (x) corresponding to the smaller value of the objective function value is selected as x cluster . The above algorithm is very similar to the one presented earlier in Section II-B. The purpose of the optimization in Section II-B was to find extreme points in the x space for the minimum/maximum of the kth performance, i.e., y k,min and y k,max , and the corresponding points in the process parameter (x) space. These points formed the basis of forming the clusters described in Section II-C. In this subsection, a combination of such points is used (those in the same cluster), and finding the minimum and maximum of the weighted and scaled sum of the performances was done. Scaling is necessary to make the different performances commensurate, since they could differ by orders of magnitude.
E. Relaxation Coefficient
In the last section, the representative point for each cluster, lying on the hypersphere of radius z in the process parameter space, was determined. In this section, the vector x cluster is magnified by a factor α, the relaxation coefficient. The rationale for using a relation coefficient is described below.
Let the cluster under consideration contain a point x k , which corresponds to the minimum value of the kth performance. From the optimization procedure in the last section, this is a unique point on the hypersphere of radius z. Thus, if x k is represented by any other point x cluster that lies on the same hypersphere, the value of y k will increase. Mathematically
(20) Consequently, the earlier estimate of the minimum value of y k may not be reflected by x cluster . This might lead to a lower range of y k during subsequent simulations with the corners. To remedy this effect, the vector x cluster is magnified by a cluster magnification factor α such that
for each performance in the cluster. Now, as the number of clusters is reduced, x cluster has to account for the minimum and the maximum of more and more performances. As a result, the value of α = α p,max (p = 1, 2, . . . , n cluster ) will increase. α is the maximum factor by which the x cluster points are magnified to generate x asc , the application-specific corner. As α increases, gradual deviation from the original constraint of the zσ level is carried out to define the minimum/maximum values of the performances. This factor is thus used as a termination criterion for the clustering process. The relaxation coefficient makes the approach to building the worst case corners a conservative one. For most practical applications, the numerical value of this factor is less than 1.05, which makes the change of the statistical coverage of the circuit performance insignificant, especially considering the other approximations of the overall methodology like the use of quadratic response surfaces and statistical device models estimated from a sample of device measurements. The relaxation coefficient is a good indicator of clustering progress. A sudden jump in its value during the clustering process is used as a guide to terminate the clustering process and to use the current set of clusters as the starting point to define the application-specific corners.
There is a tradeoff to be considered here. As the number of corners for the application under consideration is reduced, the tolerance level of z of the performances is changed. For example, if an α level of 1.03 (3% magnification) is decided upon while determining the 3σ worst case corners for all the performances, all the tolerances at the 3σ level will be satisfied, but at least a few of the corresponding corner points in the process parameter space will have a deviation of 3 × 1.03 = 3.09σ from the center of the standard normal distribution. This might result in 3.09σ level worst case for a few of the circuit performance. As demonstrated in Fig. 4 , 20 clusters corresponding to 20 circuit performances were initially used. For the range of 14-19 clusters, the magnification level (α) is insignificant. It remains at about 3% for clusters down to ten, where a sudden jump to about 12% is seen.
The implementation starts with α = 1 and increases it in small steps until y k (αx cluster ) > y k,max (for maximum y k ) or y k (αx cluster ) < y k,min (for minimum y k ). Once the bracket is found, a line optimization is done to determine α k . This is repeated for all the clusters and the maximum is chosen as α. When there is only a single point in the cluster, α = 1, and this step is no longer needed to find the relaxation coefficient.
III. EXAMPLES
This section presents examples illustrating the efficacy of the present approach in finding realistic worst case corners. The methodology is illustrated by deriving corners based on standard cells used in digital design and also from analog/radio frequency (RF) building blocks of typical communication ICs.
The first example is extraction of worst case corners for ten digital standard cells from a 0.13-µm CMOS technology. The frequency of occurrence of the standard cells in a few critical paths of a product was computed. The cells with the highest frequencies are selected for this study. The complete methodology for extracting the corners consists of the following steps: 1) Develop statistical SPICE models to represent the manufacturing variation in device models. The models capture both the random and the systematic variations from the measurement of different wafers from multiple lots. 2) Select a set of standard cells and performances representative of the application of interest. In this example, a propagation delay of 10 standard cells as selected above is taken as the performances of interest. 3) Estimate a quadratic RSM model for the performances by performing a Resolution V Central Composite Design of Experiment (Res V CCD DOE) with respect to the process parameters in the statistical models. 4) Apply the methodology described in the previous sections to the performance models (delays of the standard cells) to create the application-specific corners. 5) Test if the corners produced encapsulate the drain current distribution of selected devices. The purpose of this example is to show that a small number of corners in the circuit performance space can be used to capture the device performance statistics. Fig. 4 shows the tradeoff in the selection of the number of clusters for this example. There are ten circuit performances, corresponding to 20 corners. In the clustering process, dropping below ten clusters, a significant increase in the α level is seen. Thus, ten clusters were used to define the corners. approximately 99.74% of the distribution in the drive currents. The "+" signs represent the four combinations of the "slow" and the "fast" SPICE models. The plots also show the accuracy of the statistical device model by overlaying 3310 device measurements and a 200-run MC experiment using the statistical models.
As mentioned in Section I, slow/fast corners (their four combinations) cover a much larger area in the plot. This demonstrates the pessimism of the standard slow/fast device corners. The choice of the tolerance level z is application specific: It depends on the allowable risk of parametric yield loss. Typically, a 3σ design will cover 99.74% of the performance distribution. To further minimize the risk of parametric yield loss, sometimes 4.5σ levels are extracted. As can be expected, the corner points on the performance plots for higher σ levels will move radially outward from a mean-centered plot, shown next in Fig. 6 .
In both of these cases, the Euclidean norms of all the worst case corner vectors were found to be slightly greater than 3.0 and 4.5, respectively. The differences were less than 3%, which were due to the magnification by the cluster α's. From Figs. 6 and 7, it can be seen that the slow and fast device corners could be beyond the 6σ tolerance, again displaying the pessimism of the traditional cornerbased simulation. Fig. 7 shows the impact of using too few corners to capture performance worst cases. The α level (relaxation coefficient) goes up to 1.3, meaning it is approximately at the 4.5 × 1.3, or almost 6σ, level. This has two drawbacks: First, the device distribution is not adequately covered; second, it results in over design.
The next example shows the effectiveness of this technique to find worst case corners for performances of typical circuit analog/RF blocks found in communication ICs: namely, the noise figure of a low noise amplifier (LNA) and the third harmonic distortion (IIP3) of a mixer. Statistical SPICE models for the bipolar junction transistors (BJTs) used in this design required 11 factors. Six performances are used in the experiment (two of them are shown in Figs. 8 and 9 ), and after deriving the minimum/maximum of each (a total of 12 points), five corners are sufficient to capture all the corners at the 3σ level. As the different circuit performances tend to be more correlated to each other, the number of corners in the process parameter space reduces.
The shaded portions in Figs. 8 and 9 show how the corners determine the end points of the performance density function. Only the two corners giving the minimum and the maximum performance are used for the shaded region. The two histograms compare the performance density functions obtained from MC circuit simulation (N = 200) results and those obtained from MC simulations using the RSM models (N = 10 000). The quadratic performance models capture the nonnormal performance density function, and the end points are still captured accurately by the corners derived using the proposed methodology.
IV. DISCUSSION
Design tolerances are often specified as a desired "σ" level. For example, typically, the worst case corners are expected to have a tolerance of ±3σ. Tolerance specification in terms of a σ level assumes that the performances of interest are normally distributed. If the performance is distributed as N (µ, σ 2 ), then a 3σ tolerance requires that the likelihood of the circuit performance being less than µ − 3σ is less than 0.13%, and similarly, the likelihood of the circuit performance being greater than µ + 3σ is less than 0.13%. However, this is true only if the performance has a normal distribution. As illustrated in the second example, the circuit performances are often nonlinear functions of their inputs, resulting in nonnormal density functions. In these situations, ±3σ designs may not capture the 99.74% area under the density curve. This paper's methodology is not impacted by the nonnormality of the performance density function. The tolerance specification is applied to the underlying process factors (x space) for which the joint density function is known. Nonlinear mapping from the process factors to the performances is automatically accounted for by searching for the worst case corners in the process space.
The proposed methodology assumes that all the performances are monotonic over the entire zσ range of the process parameters. This assumption is used in formulating the optimization problem in Section II. This is expected to be true for most circuit performances of interest. However, there remains the possibility of a stationary point being present in the interior of the hypersphere of radius zσ. This can be easily detected, and in this case, the algorithm to find the point in the process parameter space to represent the performance minimum or maximum needs to be adaptive enough to capture the correct point. The optimization algorithm described in Section II-B is not suitable for these situations.
Some of the algorithms used in the implementation could be further improved. Candidates for further improvement are the bisection search [12] to find the roots of an expression for the Lagrange multiplier λ and the lower and upper triangular (LU) decomposition [12] for the matrix inversions. However, in the current implementation, the entire process of finding the worst case corners takes a few seconds on the Intel x586 family of CPUs using Linux operating systems for both the above examples, with most of the time spent in the clustering process.
The number of runs for an MC simulation does not depend on the number of process parameters. However, if a large number of process parameters exist from the statistical device models, the number of simulations required to build an RSM model could be significantly high, often, more than the required number for an MC simulation (15 parameters require almost 300 simulations). In such cases, using an L2 DOE first to screen out the unimportant process parameters is suggested (ones that do not have significant influence on the circuit performances), as outlined in Section II-A. This technique has been used on various circuits and observed that the resulting corners still capture the zσ corners accurately. Even in small designs where the overheads associated with MC simulations are acceptable, such simulations may not accurately predict the end points of the distribution for a given tolerance level. Thus, the efficacy of the approach lies in the determination of the corner points of the performance distribution.
V. CONCLUSION
This paper presents a new methodology to generate a minimal set of points in the process parameter space to represent the minimum and maximum values of selected circuit performances in an efficient manner. The methodology makes use of statistical device models to represent manufacturing variations. It is independent of the procedure used for statistical device modeling. The effectiveness of the methodology was demonstrated by extracting corners for digital standard cells and typical analog/RF circuit blocks found in communication ICs.
A methodology to derive application-specific and realistic worst case corners reduces the time required for manufacturability verification of circuit designs from orders of magnitude: from hours or days for the large circuits to a few minutes. As the circuit complexity increases, so does the computational overhead. For larger circuits, statistical simulations can sometimes become prohibitive. Tight manufacturing control becomes increasingly difficult as IC manufacturing technologies continue to scale to the nanometer scale. Design margins continue to shrink due to voltage scaling and precision requirements. Extra design margins tend to waste silicon area, which gives a margin of safety but could be statistically meaningless. Statistical simulations are used to address these problems, and the proposed methodology tries to use the statistical device models more efficiently. To use an extra design margin, all that is needed in the proposed methodology is to increase the performance tolerance (zσ) to the level of comfort. Efficient and accurate techniques for manufacturability verification are becoming indispensable for ensuring design quality in the era of nanometer scale technologies.
